| 2013 | |
| |  |
.., ..
Matlab. XII - . . , 2013. . 147-150.
|
| 2014 | |
| |  |
.., .., ..
. IV - : . 2014. . 17-20.
|
| |  |
.., ..
. - - 2014. / . . .. . .: , 2014. I. . 65-70.
|
| |  |
.., .., ..
- . . 2014. 4 (. 50). . 1 . 69-76.
|
| |  |
.., .., ..
- . - - 2014. / . . .. . .: , 2014. I. . 161-166.
|
| |  |
.., .., ..
- - . . 2014. C. 44-50.
|
| |  |
.., .., ..
- - . . . 2014. 7. C. 58-66.
|
| |  |
.., .., .., ..
- . 2014. IS-IT14. . 98-102.
|
| 2015 | |
| |  |
.., .., .., .., .., ..
. - - : . .. . , 17-19 2015. . 144-148.
|
| |  |
.., .., ..
. - - : . .. . , 17-19 2015. . 66-70.
|
| |  |
.., ..
. . 3. . 2015. 3 (159). . 11-18.
|
| |  |
.., ..
Simultaneous Logic and Layout Synthesis for Fin-fet Based Elements with Regular Layout in olysilicon and Diffusion. Proceedings of IEEE East-West Design & Test Symposium (EWDTS2015). 2015. P. 264-267.
|
| |  |
.., .., .., ..
. . 2015. 4. . 69-76.
|
| |  |
.., .., .., ..
- . . . 2015. 2 (163). C. 246-254.
|
| |  |
.., .., .., ..
Methods of logical synthesis for library elements and blocks with regular layout structure. 2015 IEEE 35th International Conference on Electronics and Nanotechnology (ELNANO-2015). 2015. P. 138-141.
|
| |  |
.., .., .., ..
. . . 2015. . 167. 6. C. 255-262.
|
| |  |
.., .., .., ..
. - IS&IT15. 2015. . 192-197.
|
| |  |
.., .., .., .., ..
. . 2015. . 21. 11. . 821-826.
|
| |  |
.., ..
. . 2015. . 53. 3. . 29-35.
|
| |  |
.., .., ..
OCNS. . 2015. . 52. 2. . 64-69.
|
| 2016 | |
| |  |
.., .., .., ..
- . VII - - 2016: . . . / . .. . I. . 56-63. 2016.
|
| |  |
.., .., .., ..
Multi-Interval Static Timing Analysis Accounting Logic Compatibility. 14th IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS). 2016. P. 440-443.
|
| |  |
.., .., .., ..
. IS&IT16. 2016. . 1. . 76-81.
|
| |  |
.., .., .., ..
. IS&IT16. 2016. . 1. . 90-97.
|
| |  |
.., .., ..
. IS&IT16. 2016. . 2. . 171-174.
|
| 2017 | |
| |  |
.., .., .., ..
Development of Mathematical Models for Standard Cells Timing Analysis at the 28 nm Technology and Below. 2017 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering. 2017. Pp. 525-529.
|
| 2018 | |
| |  |
.., ..
. - . 2018. . 3. . 181-188. DOI:10.31114/2078-7707-2018-3-181-188.
|
| |  |
.., ..
- . . . 2018. . 23. 1. . 40-51. DOI:10.24151/1561-5405-2018-23-1-40-51.
|
| 2019 | |
| |  |
.., .., .., .., ..
Methods and Algorithms for the Logical-Topological Design of Microelectronic Circuits at the Valve and Inter-Valve Levels for Promising Technologies with a Vertical Transistor Gate. Russian Microelectronics. 2019. V. 48. 3. Pp.167175. DOI: 10.1134/S1063739719030065 (Scopus)
|
| 2020 | |
| |  |
.., .., .., ..
. IS&IT20. , 2020. . 1. . 117-119.
|
| |  |
.., .., .., ..
. . . 2020. 4(214). . 137-143. DOI: 10.18522/2311-3103-2020-4-137-143
|
| |  |
.., .., .., ..
Delay matrix based timing-driven placement for reconfigurable systems-on-chip. Proceedings of the 2020 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering, EIConRus 2020. 2020. . 1799-1803. DOI: 10.1109/EIConRus49466.2020.9039108 Q
|
| |  |
.., .., .., ..
. - (). 2020. . 1. . 2-7. doi: 10.31114/2078-7707-2020-1-2-7
|
| |  |
.., .., .., .., ..
. . . 2020. . 25. 5. . 410-422. DOI: 10.24151/1561-5405-2020-25-5-410-422 RSCI
|
| 2021 | |
| |  |
.., .., .., .., ..
FPGA Routing Architecture Estimation Models and Methods. Review. Russian Microeletronics. 2021. Vol. 50. No. 7. Pp. DOI: 10.24151/1561-5405-2020-25-5-410-422. (SCOPUS).
|
| |  |
.., .., ..
The Analysis of Logic Resynthesis Methods to Increase the Fault Tolerance of Combinational Circuits for Single Failures. 2021 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus). 2021. Pp. 2050-2053. doi: 10.1109/ElConRus51938.2021.9396456.
|
| 2022 | |
| |  |
.., .., ..
Classical and intelligent approaches for VLSI static timing analysis: An overview. Radioelektronika, Nanosistemy, Informacionnye Tehnologiithis link is disabled. 2022. 14(1). Pp. 2138. DOI:10.17725/rensit.2022.14.027.
|
| |