| 2008 | |
| |  |
.., .., ..
. . - - 2008. / . . ... .: , 2008. . 462-465.
|
| 2009 | |
| | |
.., ..
. 16- - " -2009", . . .:, 2009.
|
| | |
.., .., ..
MAC . . , " , , ", , , 2009.
|
| | |
.., .., ..
. . . - 2009. 3. - . 26-32.
|
| 2010 | |
| | |
.., .., .., ..
. - - 2010. / . . ... .: , 2010. . 374-377.
|
| | |
.., ..
. . " " - 2010. . - 135 - 139.
|
| | |
.., .., ..
IP- "" . , 17- - " - 2010". 2010.
|
| | |
.., .., .., ..
. - - 2010. / . . ... .: , 2010. . 378-381.
|
| | |
.., ..
. : . 2010. 9. . 46 - 49.
|
| 2011 | |
| | |
..
. . 2011. 4. . 6064.
|
| 2012 | |
| | |
..
. I- "
". , - , 2012.
|
| | |
.., .., .., ..
. - - 2012. / . . .. . .: , 2012. . 539-542.
|
| | |
.., .., .., ..
, . - - 2012. / . . .. . .: , 2012. . 535-538.
|
| 2013 | |
| | |
.., .., ..
. . . 2013. 7. . 221-225. ISSN 1999-9429.
|
| | |
.., ..
. ..2013. 1. . 41-46.
|
| | |
.., .., .., ..
Efficient Calculation of Cyclic Convolution by Means of Fast Fourier Transform in a Finite Field. Proc. of 11th East-West Design & Test Symposium (EWDTS 2013). 2013. . 411-414.
|
| | |
.., .., .., ..
. IS&IT13. .: , 2013. . 1. . 44-45.
|
| 2014 | |
| | |
.., .., ..
. - - 2014. / . . .. . .: , 2014. IV. . 173-178.
|
| | |
.., .., .., ..
. .. . - - 2014. / . . .. . .: , 2014. IV. . 179-182.
|
| | |
.., .., .., ..
- . - - 2014. / . . .. . .: , 2014. IV. . 169-172.
|
| | |
.., ..
. . 2014. . 19. 4. C. 99-106. http://www.ict.nsc.ru/jct/annotation/1612?l=rus
|
| | |
.., .., .., ..
. . . . 2014. 7. . 248-254.
|
| | |
.., .., .., .., .., ..
Principles of recursive Residue Number System computation. CEET International conference on Advances in Computing. Electronics and Electrical Technology. Malaysia, Kuala Lumpur. 2014. C. 174-179. http://seekdl.org/nm.php?id=3905
|
| | |
.., .., .., ..
. 2014. IS-IT2014. . 88-90.
|
| | |
.., .., ..
Hardware implementation of fir filter based on number-theoretic fast fouriertransform in residue number system. Open Sciences Journal. 2014. C. 1-6.
|
| | |
.., .., .., .., ..
. . 2014. 11. . 30-36.
|
| | |
.., .., .., ..
. : , . 2014. 9. . 30-35.
|
| | |
.., .., ..
. . 2014. 10. . 22-27.
|
| 2015 | |
| | |
.., .., .., ..
, . . 2015. . 21. 12. . 910-915.
|
| | |
.., .., .., ..
. . 2015. . 21. 9. . 694-699.
|
| | |
.., .., .., ..
. - - : . .. . , 17-19 2015. . 432-436.
|
| | |
.., .., ..
. 2015. - . .: . 2015. . 79-81.
|
| | |
.., .., .., .., .., .., ..
. . . 2015. 6 (167). . 95-105. http://elibrary.ru/download/34599435.pdf
|
| | |
.., .., .., ..
. - 2015. IS&IT15. . 2. . 210-215.
|
| | |
.., .., .., ..
. . . . 2015. 1. C. 36-50. http://elibrary.ru/download/64784371.pdf
|
| | |
.., .., .., ..
. . 2015. . 21. 10. C. 749-756.
|
| 2016 | |
| | |
.., .., .., ..
. . . 2016. 7 (180). . 149-158.
|
| | |
.., .., .., ..
. Universum: . 2016. 1 (23). . 3.
|
| | |
.., .., .., .., ..
. - (). 2016. 1. . 249-254.
|
| | |
.., .., ..
, . . 2016. . 40. 1 (40). . 21.
|
| | |
.., .., .., ..
. - (). 2016. 4. . 121-126
|
| | |
.., .., .., .., .., ..
. . .: - , 2016. 53. . 96-105.
|
| | |
.., .., ..
. . 2016. . 22. 7. . 515-522.
|
| | |
.., .., .., .., ..
- . . 2016. . 21. 2. . 53-62
|
| | |
.., .., .., ..
. . 2016. . 21. 6. . 104-112.
|
| | |
.., .., .., ..
. XV - : , 1824 , 2016. . 1-8.
|
| | |
.., .., .., ..
. IS&IT16. 2016. . 1. . 90-97.
|
| 2017 | |
| | |
.., .., .., ..
. IS&IT 17. , 2017. . 198207.
|
| | |
.., .., .., ..
. IS&IT 17. , 2017. . 179-186.
|
| | |
.., .., .., ..
Probabilistic methods for reliability evaluation of combinational circuits. - (-2017). 2017. 4. . 41-44.
|
| | |
.., .., .., .., ..
Design features of the RNS-based multipliers using advanced CAD. - (-2017). 2017. 1. . 66-70.
|
| | |
.., .., ..
. IS&IT 17. 2017. . . 166-173.
|
| | |
.., .., ..
Accurate Method for Identical Fault Search in Logical Circuits. 15th IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS). 2017. Pp. 154-158.
|
| | |
.., .., .., .., ..
, . . . 2017. 7(192). . 197-210.
|
| | |
.., .., .., .., .., ..
Methods to Increase Fault Tolerance of Combinational Integrated Microcircuits by Redundancy Coding. Computational Mathematics and Modeling. 2017. Vol. 28. 3. Pp. 400-406.
|
| | |
.., .., .., Naviner L., ..
Practical Metrics for Evaluation of Fault-Tolerant Logic Design. 2017 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering. 2017.
|
| | |
.., .., .., .., ..
UNET. , 2017. 4. . 1-36.
|
| | |
.., ..
. . 2017. . 23. 8. . 575-582.
|
| 2018 | |
| | |
.., .., ..
Fast and Accurate Back Propagation Method for Reliability Evaluation of Logic Circuits. IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus). Saint Petersburg Electrotechn Univ LETI, RUSSIA, JAN 29-FEB 01, 2018. C. 1424-1429. DOI:10.1109/EIConRus.2018.8317364.
|
| | |
.., .., .., ..
. Cloud of Science. 2018. . 5. 4. . 680-703.
|
| | |
.., .., ..
Development of Resynthesis Flow for Improving Logical Masking Features of Combinational Circuits. 2018 IEEE East-West Design & Test Symposium (EWDTS). Kazan, 2018. Page(s): 17. DOI:10.1109/EWDTS.2018.8524629.
|
| | |
..
. - . 2018. I. . 45-49.
|
| | |
.., .., .., .., ..
R-code for Concurrent Error Detection and Correction in the Logic Circuits. IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus). Saint Petersburg Electrotechn Univ LETI, RUSSIA JAN 29-FEB 01, 2018. . 1430-1433. DOI:10.1109/EIConRus.2018.8317365.
|
| | |
.., .., .., ..
. . 2018. 2 (39). C. 29-44.
|
| | |
.., .., ..
- . . .. . 2018. 59. . 94-110.
|
| | |
.., .., ..
Fast and Accurate Resource-aware functional ECO Patch Generation Tool. Moscow Workshop on Electronic and Networking Technologies. MWENT 2018 - Proceedings 1. 2018. . 1-6. DOI: 10.1109/MWENT.2018.8337192.
|
| | |
.., .., .., ..
. . 2018. . 24. 12. . 755-762. DOI:10.17587/it.24.755-762.
|
| | |
.., .., .., ..
. . 2018. 65. . 92-98. DOI:10.21667/1995-4565-2018-65-3-92-98.
|
| | |
.., .., .., ..
R-. - . 2018. . 4. . 98-104. DOI:10.31114/2078-7707-2018-4-98-104.
|
| 2019 | |
| | |
.., .., .., ..
Automated Synthesis of Fault-Tolerant CED Circuits Based on R-code. - (). 2019. 3. . 54-59. DOI: 10.31114/2078-7707-2019-3-54-59
|
| | |
.., ..
Automated Evolutionary Design of Fault-tolerant Logic Circuits. - (). 2019. 1. . 2-6. DOI: 10.31114/2078-7707-2019-1-2-6
|
| | |
.., .., .., .., ..
Real-Time Recognition of Handwritten Digits in FPGA Based on Neural Network with Fixed Point Calculations. - (). 2019. 4. . 38-43. DOI: 10.31114/2078-7707-2019-4-38-43
|
| | |
.., .., .., .., .., ..
Synthesis of a Concurrent Error Detection Circuit Based on the Spectral R-Code with the Partitioning of Outputs into Groups. Russian Microelectronics. 2019. Vol. 48. No. 4. Pp. 240-249. DOI: 10.1134/S1063739719040097 (Scopus )
|
| | |
.., .., ..
. . . 2019. 4. C. 195-206. DOI: 10.23683/2311-3103-2019-4-207-219
|
| | |
.., .., .., .., .., ..
LDPC . . . 2019. 4. C. 195-206. DOI: 10.23683/2311-3103-2019-4-195-206
|
| | |
.., .., .., .., .
. . 2019. . 25. 12. . 747-756. DOI: 10.17587/it.25.747-756
|
| | |
.., .., .., .., ..
Fixed-Point Convolutional Neural Network for Real-Time Video Processing in FPGA. IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus). JAN 28-31, 2019. . 1605-1611. DOI: 10.1109/EIConRus.2019.8656778. Q4. WOS
|
| | |
.., .., ..
Accurate Soft Error Rate Reduction using Modified Resolution Method. 2019 IEEE East-West Design & Test Symposium (EWDTS). Batumi, Georgia, 2019. Pp. 1-6. DOI: 10.1109/EWDTS.2019.8884417 (Scopus )
|
| | |
.., .., ..
Computing observability of gates in combinational logic circuits by bit-parallel simulation. Computational Mathematics and Modeling. 2019. . 30. 2. . 177-190. doi.org/10.1007/s10598-019-09445-y (Scopus)
|
| | |
.., .., ..
Study of fault tolerance methods for hardware implementations of convolutional neural networks. Optical Memory and Neural Networks (Information Optics). 1 April, 2019. Vol. 28. Issue 2. Pp. 82-88. DOI: 10.3103/S1060992X19020103 (Scopus)
|
| 2020 | |
| | |
.., .., ..
. . . 2020. 4 (214). . 165-177. DOI: 10.18522/2311-3103-2020-4-165-177
|
| | |
.., .., .., ..
- . . 2020. . 13. S4 (99). . 332-333. DOI: 10.22184/1993-8578.2020.13.4s.332.333
|
| | |
.., .., ..
R-. IS&IT20. , 2020. . 1. . 109-116.
|
| | |
Wang W., .., .., .., .
Method for whale re-identification based on siamese nets and adversarial training. Optical memory and neural networks. 2020. Vol. 29. No. 2. Pp. 118-132. DOI: 10.3103/S1060992X20020058 SCOPUS
|
| | |
.., .., .., .., ..
Development of a method for timing analysis of reconfigurable system-on-a-chip based on models of special logic elements. Proceedings of the 2020 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering, EIConRus 2020. 2020. . 1878-1882. DOI: 10.1109/EIConRus49466.2020.9039160 Q
|
| | |
.., .., .., .., ..
Hardware and software solutions to increase the reliability of combinational logic in the fpga basis. Proceedings of the 2020 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering, EIConRus 2020. 2020. . 1860-1863. DOI: 10.1109/EIConRus49466.2020.9039489 Q
|
| | |
.., .., .., .., ..
Hardware implementation of convolutional neural networks based on residue number system. Moscow Workshop on Electronic and Networking Technologies, MWENT 2020 - Proceedings. 2020. . 9067498. DOI: 10.1109/MWENT47943.2020.9067498 Scopus
|
| 2021 | |
| | |
.., .., .., .., ..
Real-time Object Detection with FPGA Using CenterNet. 2021 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus). 2021. Pp. 2029-2034. doi: 10.1109/ElConRus51938.2021.9396702.
|
| | |
.., .., .., ..
Increasing the Accuracy of Reliability-aware Resynthesis with Standard Cell Reliability Characterization. 2021 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus). 2021. Pp. 2035-2039. doi:10.1109/ElConRus51938.2021.9396328.
|
| | |
.., .., Lariushkin I.V., Novoselov G.E., .., .., .., .., ..
Analysis of Posit and Bfloat Arithmetic of Real Numbers for Machine Learning. In Proceedings of the IEEE Access. 2021. Vol. 9. Pp. 82318-82324. DOI: 10.1109/ACCESS.2021.3086669. (WoS).
|
| | |
.., .., .., ..
. . . 2021. 4 (221). . 220-231. DOI: 10.18522/2311-3103-2021-4-220-231.
|
| | |
.., ..
New Metric for Evaluating the Effectiveness of Redundancy in Fault-Tolerant Logic Circuits. 2021 IEEE East-West Design & Test Symposium (EWDTS). 2021. Pp. 1-6. doi: 10.1109/EWDTS52692.2021.9581027.
|
| | |
.., .., ..
. IS&IT 21. 2021. 2. . 99-105.
|
| | |
.., .., ..
. - (). 2021. III. . 159-165.
|
| | |
.., ..
. - (). 2021. IV. . 52-58.
|
| | |
.., .., .., ..
CICADA: A New Tool to Design Circuits with Correction and Detection Abilities. 2021 International Siberian Conference on Control and Communications (SIBCON). 2021. Pp. 1-5. doi: 10.1109/SIBCON50419.2021.9438900.
|
| 2022 | |
| | |
.., .., .., ..
. 2022 (IS&IT22). 2022. . 1. . 163-169. ().
|
| | |
.., .., ..
Prospect of Analyzing Integrated Circuits Based on Dataset with Synthesis Results. 2022 International Siberian Conference on Control and Communication (SIBCON). 2022. project/22-29-00762/. (Scopus).
|
| | |
Kuchukov V., .., Babenko M., .., .., Kucherov N., Ermakova T., Grigoryan M.
Performance Analysis of Hardware Implementations of Reverse Conversion from the Residue Number System. Applied Sciences. 2022. 12(23):12355. DOI: 10.3390/app122312355. (Scopus).
|
| |
( )
.., .., .. // " . , " - (). 2008. . 462.
.., .. // " " : , . 2010. 9. . 46-49.
